Filing Date: June 30, 2003

Title: SYSTEM AND METHOD FOR HIGH-SPEED COMMUNICATIONS BETWEEN AN APPLICATION PROCESSOR AND

COPROCESSOR

Assignee: Intel Corporation

IN THE CLAIMS

Please amend the claims as follows:

1. (Currently Amended) A processing system comprising:

an application processor having a first graphics interface;

a coprocessor having a second graphics interface to communicate pixel-stream formatted graphics command data and pixel-stream formatted image data with the application processor, the coprocessor also having a display interface to provide display data to a graphics display; and

a high-speed datapath between the first graphics interface and the second graphics interface,

wherein the first graphics interface comprises first drivers to receive graphics command data from a processing core of the application processor and to format the graphics command data into the pixel-stream formatted graphics command data, and

wherein the second graphics interface comprises second drivers to reformat the pixelstream formatted graphics command data back to the graphics command data.

2. (Currently Amended) The processing system of claim 1 wherein the first graphics interface comprises first drivers to receive graphics command data from a processing core of the application processor and to format the graphics command data into the pixel-stream formatted graphics command data,

wherein the second graphics interface comprises second drivers to reformat the pixelstream-formatted graphics command data back-to-the graphics command data,

wherein the first drivers and the second drivers comprise at least one of either hardware or software components, and

wherein the high-speed datapath comprises a pair of conductors to carry high-speed digital differential signals.

Page 3 Dkt: 884.897US1 (INTEL)

AMENDMENT AND RESPONSE UNDER 37 CFR § 1.111

Serial Number: 10/612,291

Filing Date: June 30, 2003

Title: SYSTEM AND METHOD FOR HIGH-SPEED COMMUNICATIONS BETWEEN AN APPLICATION PROCESSOR AND

COPROCESSOR Assignee: Intel Corporation

3. (Original) The processing system of claim 1 wherein the coprocessor further comprises a coprocessor processing core responsive to the graphics command data and image data to generate the display data for the graphics display.

- 4. (Original) The processing system of claim 1 wherein the coprocessor comprises a graphics accelerator to offload at least some graphics-processing operations from the application processor, the graphics-processing operations including at least one of two-dimensional (2D) graphics operations, three-dimensional (3D) graphics operations, multimedia encoding and decoding operations, and display refresh operations, the at least some graphics-processing operations indicated by the graphics command data.
- 5. (Currently Amended) The processing system of claim 1 wherein the <u>pixel-stream</u> formatted graphics command data comprises commands to instruct the coprocessor to perform graphics-processing operations including at least one of two-dimensional (2D) graphics operations, three-dimensional (3D) graphics operations, multimedia encoding and decoding operations, and display refresh operations.
- 6. (Original) The processing system of claim 1 further comprising a system bus and a system memory, wherein the application processor has a memory controller to access the system memory over the system bus, and wherein the coprocessor has a system memory interface to access the system memory over the system bus.
- 7. (Original) The processing system of claim 6 wherein the application processor further comprises on-die memory therein, the application processor performs a DMA transfer of graphics data from the on-die memory to the coprocessor over the high-speed datapath, and the application processor refrains from transferring the graphics data to the coprocessor over the system bus.
- 8. (Original) The processing system of claim 1 wherein the coprocessor is an integrated part of the graphics display.

Filing Date: June 30, 2003

Title: SYSTEM AND METHOD FOR HIGH-SPEED COMMUNICATIONS BETWEEN AN APPLICATION PROCESSOR AND

COPROCESSOR Assignee: Intel Corporation

9. (Original) The processing system of claim 8 wherein the graphics display comprises photodiodes to generate image data of a scanned image, and the coprocessor converts the image data to pixel-stream formatted image data for transfer over the high-speed datapath to the application processor.

- 10. (Original) The processing system of claim 1 wherein the display data describes pixels of the graphics display in a per-pixel format, and wherein the pixel-stream formatted image data comprises pixel data in a pixel format, and wherein the pixel-stream formatted command data comprises command data in a pixel format.
- 11. (Original) The processing system of claim 1 wherein the coprocessor comprises one of a graphics accelerator, a hardware accelerator, or a companion device.
- 12. (Original) The processing system of claim 1 further comprising:
 an omnidirectional antenna to receive communication signals; and
 a receiver to translate the communication signals to data signals for the application
 processor, the communication signals including graphics data,

the application processor generates the graphics command data from the received graphics data, and transfers the pixel-stream formatted graphics command data over the high-speed datapath to the coprocessor, the coprocessor reformats the pixel-stream formatted graphics command data and generates display data for display by the graphics display.

- 13. (Original) The processing system of claim 12 comprising one of either a personal digital assistant (PDA) or a wireless telephone.
 - 14. (Original) The processing system of claim 1 comprising a general processing system.
 - 15. (Currently Amended) A communication device comprising: an application processor having a first interface;

Title: SYSTEM AND METHOD FOR HIGH-SPEED COMMUNICATIONS BETWEEN AN APPLICATION PROCESSOR AND

COPROCESSOR
Assignee: Intel Corporation

a coprocessor having a second interface to receive formatted command data and output data from the application processor, the coprocessor also having an output interface to provide the output data to an I/O device; and

a high-speed datapath to communicate the formatted command data and <u>the formatted</u> output data between the first interface and the second interface, wherein the formatted command data and the <u>formatted</u> output data are in an output-data format,

wherein the first interface comprises first drivers to receive command data from a processing core of the application processor and to format the command data into the formatted command data, and

wherein the second interface comprises second drivers to reformat the formatted command data back to the command data.

16. (Currently Amended) A communication device comprising:

an application processor having a first interface;

a coprocessor having a second interface to receive formatted command data and formatted output data from the application processor, the coprocessor also having an output interface to provide output data to an I/O device; and

a high-speed datapath to communicate the formatted command data and <u>the formatted</u> output data between the first interface and the second interface,

wherein the first interface comprises first drivers to receive <u>unformatted</u> command data from a processing core of the application processor and to format the <u>unformatted</u> command data into the formatted command data,

wherein the second interface comprises second drivers to reformat the formatted command data back to the unformatted command data,

wherein the first drivers and the second drivers comprise hardware and software components, and

wherein the high-speed datapath comprises a pair of conductors to carry high-speed digital differential signals.

Filing Date: June 30, 2003

Title: SYSTEM AND METHOD FOR HIGH-SPEED COMMUNICATIONS BETWEEN AN APPLICATION PROCESSOR AND

COPROCESSOR Assignee: Intel Corporation

17. (Previously Presented) The device of claim 15 wherein the coprocessor further comprises a coprocessor processing core responsive to the command data and the output data to provide the output data for the I/O device,

wherein the output-data format comprises a pixel-stream format, and wherein the output data comprises image data.

18. (Currently Amended) A communication device comprising:

an application processor having a first interface;

a coprocessor having a second interface to receive formatted command data and formatted output data from the application processor, the coprocessor also having an output interface to provide output data to an I/O device;

a high-speed datapath to communicate the formatted command data and the formatted output data between the first interface and the second interface; and

a system bus and a system memory,

wherein the application processor has a memory controller to access the system memory over the system bus, and wherein the coprocessor has a system memory interface to access the system memory over the system bus,

wherein the first interface comprises first drivers to receive command data from a processing core of the application processor and to format the command data into the formatted command data, and

wherein the second interface comprises second drivers to reformat the formatted command data back to the command data.

- 19. (Original) The device of claim 18 wherein the application processor further comprises on-die memory, the application processor performs a DMA transfer of data from the on-die memory to the coprocessor over the high-speed datapath, and the application processor refrains from transferring the data to the coprocessor over the system bus.
 - 20. (Currently Amended) A communication device comprising: an application processor having a first interface;

Dkt: 884.897US1 (INTEL)

Title: SYSTEM AND METHOD FOR HIGH-SPEED COMMUNICATIONS BETWEEN AN APPLICATION PROCESSOR AND

COPROCESSOR Assignee: Intel Corporation

a coprocessor having a second interface to receive formatted command data and formatted output data from the application processor, the coprocessor also having an output interface to provide output data to an I/O device; and

a high-speed datapath to communicate the formatted command data and <u>the formatted</u> output data between the first interface and the second interface,

wherein the first interface comprises first drivers to receive command data from a processing core of the application processor and to format the command data into the formatted command data,

wherein the second interface comprises second drivers to reformat the formatted command data back to the command data.

wherein the I/O device includes RF circuitry to interface with an antenna for communication of RF signals, the application processor and coprocessor communicate at least one or either digitally encoded data or digitally encoded voice signals over the high-speed datapath, wherein wireless transceiver functions are allocated between the applications processor and the coprocessor for wireless communications.

Claims 21 - 24. (Canceled)

25. (Currently Amended) A communication system comprising:

an omnidirectional antenna to receive communication signals;

a receiver to translate the communication signals to data signals; and

a processing system having an application processor and a coprocessor coupled by a high-speed datapath,

wherein the application processor receives the data signals and generates and sends datastream formatted graphics command data and data-stream formatted image data to the coprocessor over the high-speed datapath, the coprocessor having a display interface to generate and to provide display data for a graphics display.

wherein the first graphics interface comprises first drivers to receive graphics command data from a processing core of the application processor and to format the graphics command data into the data-stream formatted graphics command data, and

Dkt: 884.897US1 (INTEL)

Title: SYSTEM AND METHOD FOR HIGH-SPEED COMMUNICATIONS BETWEEN AN APPLICATION PROCESSOR AND

COPROCESSOR Assignee: Intel Corporation

wherein the second graphics interface comprises second drivers to reformat the datastream formatted graphics command data back to the graphics command data.

26. (Currently Amended) The system of claim 25 wherein the first graphics interface comprises first drivers to receive graphics command data from a processing core of the application processor and to format the graphics command data into the data stream formatted graphics command data;

wherein the second graphics interface comprises second drivers to reformat the datastream formatted graphics command data back to the graphics command data,

wherein the first drivers and the second drivers comprise at least one of either hardware or software components, and

wherein the high-speed datapath comprises a pair of conductors to carry high-speed digital differential signals.

- 27. (Original) The system of claim 25 wherein the coprocessor further comprises a coprocessor processing core responsive to the graphics command data and image data to generate the display data for the graphics display.
- 28. (Original) The system of claim 25 wherein the coprocessor comprises a graphics accelerator to offload at least some graphics-processing operations from the application processor, the graphics-processing operations including at least one of two-dimensional (2D) graphics operations, three-dimensional (3D) graphics operations, multimedia encoding and decoding operations, and display refresh operations, the at least some graphics-processing operations indicated by the graphics command data.